KLayout 0.30.10 (2026-07-26 87060b436) [master]

Layout vs. Schematic (LVS)

LVS is a verification step which checks whether a layout matches the circuit from the schematic. The LVS feature is described in the following topic chapters:

A reference for the functions and objects available for LVS scripts can be found here: LVS Reference.