KLayout 0.30.0 (2025-04-05 449a9a968) [master]

Layout vs. Schematic (LVS)

LVS is a verification step which checks whether a layout matches the circuit from the schematic. The LVS feature is described in the following topic chapters:

A reference for the functions and objects available for LVS scripts can be found here: LVS Reference.